CLAIMS

1. (Currently Amended) An arrangement for vector permutation in a single-instruction multiple-data microprocessor, the arrangement comprising:

a vector register file;

a permutation logic block coupled to receive and permutate vectors from at least one vector register of the vector register file according to control parameters, the permutation of the vectors being as a side operation of an instruction;

a plurality of control registers separate from the vector register file, each of the plurality of control registers being coupled to selectively provide control parameters to the permutation logic block; and

a controller coupled between the plurality of control registers and the permutation logic block and arranged for selecting one of the plurality of control registers and for providing the control parameters from the selected one of the plurality of control registers to the permutation logic block.

2. (Currently Amended) A single-instruction multiple-data microprocessor vector permutation system comprising:

at least one vector register;

a vector register file;

a permutation logic block coupled to receive and permutate vectors from the at least one vector register of the vector register file according to control parameters, the permutation of the vectors being as a side operation of an instruction;

a plurality of control registers separate from the vector register file, each of the plurality of control registers being coupled to selectively provide control parameters to the permutation logic block; and

a controller coupled between the plurality of control registers and the permutation logic block and arranged for selecting one of the plurality of control

registers and for providing the control parameters from the selected one of the plurality of control registers to the permutation logic block.

3. (Currently Amended) The arrangement of claim 1 further comprising a negate block coupled to the underline:controller:underline ~~control means~~ and coupled to receive and selectively negate vectors from the permutation logic block according to the control parameters received from the underline:controller:underline ~~control means~~, wherein the control parameters include permutation parameters and negate parameters.

4. (Currently Amended) The arrangement of claim 1 wherein the underline:controller:underline ~~control means~~ includes at least one counter arranged to provide a sequential order for selecting one of the plurality of control registers.

5. (Currently Amended) A method for vector permutation in a single-instruction multiple-data microprocessor, the method comprising the steps of:

providing vectors to be permutated in a vector register file;

providing a plurality of control registers underline:separate:underline from the vector register file;

providing a controller coupled between the plurality of control registers and the permutation logic block;

selecting one of a plurality of control registers, each control register containing parameters for determining permutation characteristics; and

permutating the vectors underline:as a side operation of an instruction:underline according to the parameters of the selected control register.

6. (Original) The method of claim 5 wherein the control register parameters are also used for determining negate characteristics and the step of permutating further includes the step of selectively negating the vectors according to the parameters of the selected control register.

7. (Previously Amended) The method of claim 5 wherein the step of selecting further includes the following of a sequential order of the plurality of control registers.

8. (Previously Amended) The arrangement of claim 4, wherein the sequential order includes automatic sequencing through a set of fixed control parameters.

9. (Previously Amended) The arrangement of claim 4, wherein the sequential order includes automatic sequencing through a set of programmable control parameters.

10. (Previously Amended) The arrangement of claim 4, wherein the sequential order is cyclical.

11. (Canceled)
12. (Canceled)
13. (Canceled)

14. (Currently Amended) The system of claim 2 further comprising a negate block coupled to the controller ~~control means~~ and coupled to receive and selectively negate vectors from the permutation logic block according to the control parameters received from the controller ~~control means~~, wherein the control parameters include permutation parameters and negate parameters.

15. (Currently Amended) The system of claim 2 wherein the controller ~~control means~~ includes at least one counter arranged to provide a sequential order for selecting one of the plurality of control registers.

16. (Previously Presented) The system of claim 15 wherein the sequential order includes automatic sequencing through a set of fixed control parameters.

17. (Previously Presented) The system of claim 15 wherein the sequential order includes automatic sequencing through a set of programmable control parameters.

18. (Previously Presented) The system of claim 15 wherein the sequential order is cyclical.

19. (Previously Presented) The method of claim 7, wherein the sequential order includes automatic sequencing through a set of fixed control parameters.

20. (Previously Presented) The method of claim 7 wherein the sequential order includes automatic sequencing through a set of programmable control parameters.

21. (Previously Presented) The method of claim 7 wherein the sequential order is cyclical.

22. (Previously Presented) The system of claim 1 wherein the plurality of control registers is external to the vector register file.

23. (Previously Presented) The system of claim 1 wherein the vector register file is free of the plurality of control registers.

24. (Previously Presented) The system of claim 2 wherein the plurality of control registers is external to the vector register file.

25. (Previously Presented) The system of claim 2 wherein the vector register file is free of the plurality of control registers.

26. (Previously Presented) The method of claim 5 wherein the plurality of control registers is provided external to the vector register file.

27. (Previously Presented) The method of claim 5 wherein the vector register file is provided free of the plurality of control registers.

28. (New) An arrangement for vector permutation in a single-instruction multiple-data microprocessor, the arrangement comprising:

   a vector register file;

   a permutation logic block coupled to receive and permutate vectors from at least one vector register of the vector register file according to control parameters;

   a plurality of control registers separate from the vector register file, each of the plurality of control registers being coupled to selectively provide control parameters to the permutation logic block; and

   a controller coupled between the plurality of control registers and the permutation logic block and arranged for selecting one of the plurality of control registers and for providing the control parameters from the selected one of the plurality of control registers to the permutation logic block wherein the controller includes at least one counter arranged to provide a sequential order for cyclically sequencing through the plurality of control registers.

29. (New) An arrangement of Claim 28, wherein the permutation of the vectors being as a side operation of an instruction.